



Contents lists available at ScienceDirect

Solid-State Electronics

journal homepage: [www.elsevier.com/locate/sse](http://www.elsevier.com/locate/sse)

# Proximity effects of beryllium-doped GaN buffer layers on the electronic properties of epitaxial AlGaIn/GaN heterostructures

D.F. Storm<sup>a,\*</sup>, D.S. Katzer<sup>a</sup>, D.A. Deen<sup>a</sup>, R. Bass<sup>a</sup>, D.J. Meyer<sup>a</sup>, J.A. Roussos<sup>a</sup>, S.C. Binari<sup>a</sup>,  
T. Paskova<sup>b</sup>, E.A. Preble<sup>b</sup>, K.R. Evans<sup>b</sup>

<sup>a</sup>Electronics Science & Technology Division, Naval Research Laboratory, 4555 Overlook Avenue SW, Washington, DC 20375, USA

<sup>b</sup>Kyma Technologies Inc., 8829 Midway West Road, Raleigh, NC 27617, USA

## ARTICLE INFO

### Article history:

Received 14 April 2010

Accepted 17 May 2010

Available online xxxx

The review of this paper was arranged by  
Prof. A. Zaslavsky

### Keywords:

Gallium nitride

High electron mobility transistor

Molecular beam epitaxy

Homoepitaxy

Doping

## ABSTRACT

AlGaIn/GaN/Be:GaN heterostructures have been grown by rf-plasma molecular beam epitaxy on free-standing semi-insulating GaN substrates, employing unintentionally-doped (UID) GaN buffer layers with thicknesses,  $d_{\text{UID}}$ , varying between 50 nm and 500 nm. We have found that the heterostructures with UID buffers thicker than 200 nm exhibit much improved Hall properties and inter-device isolation current compared to heterostructures with  $d_{\text{UID}} < 200$  nm. The output conductance of devices fabricated on these heterostructures increases as  $d_{\text{UID}}$  decreases below 200 nm, and devices with gate lengths of 240 nm and 1  $\mu\text{m}$  exhibited no significant difference in output conductance. Evidence of buffer trapping is observed in devices for which  $d_{\text{UID}} \leq 100$  nm. The observed effects are tentatively explained by the presence of parallel conduction paths in samples with non-optimized UID buffer thickness.

Published by Elsevier Ltd.

## 1. Introduction

Significant improvements have been made recently in the performance of AlGaIn/GaN high electron mobility transistors (HEMTs) devices grown by a variety of techniques and on a variety of substrates [1–4]. The increasing availability in recent years of free-standing, hydride vapor phase epitaxy (HVPE) grown GaN substrates has enabled the growth by molecular beam epitaxy (MBE) of AlGaIn/GaN HEMTs with significantly lower threading dislocation densities and correspondingly higher crystal quality than similar devices on non-native substrates [5,6]. However, secondary ion mass spectroscopy (SIMS) analysis of rf-plasma assisted MBE-grown homoepitaxial GaN has shown that oxygen, a shallow donor in GaN, is present at the regrowth interface in concentrations in excess of  $10^{19} \text{ cm}^{-3}$  and persists in the epitaxial layer in diminishing concentrations within an interface region of  $\sim 500$  nm [7]. Beyond this interface region the background concentration of oxygen ranges from  $\sim 10^{17} \text{ cm}^{-3}$  to the SIMS detection limit,  $\sim 2 \times 10^{16} \text{ cm}^{-3}$ . Combined with a low density of acceptor-like threading dislocations, the presence of oxygen leads to conductivity of the unintentionally-doped (UID) homoepitaxial GaN which is undesirable for microwave device applications and must be remedied, for instance, by using a compensating acceptor such as beryllium

[5,6,8,9]. Alternative approaches employing carbon [10,11] or iron [12–14] have been used to similar effect in GaN buffers grown on non-native substrates. Recent studies suggest that compensation-doped GaN layers may have modestly deleterious effects on the dc or microwave properties of AlGaIn/GaN HEMTs grown on SiC substrates [11,15], and that these effects may vary with the proximity of the doped layer to the two-dimensional electron gas (2DEG). The aim of the present work is to investigate this proximity effect of beryllium-doped GaN layers on the electronic properties of AlGaIn/GaN HEMTs grown by rf-MBE on native GaN substrates.

## 2. Experimental

Seven AlGaIn/GaN heterostructures were grown by rf-plasma assisted MBE on free-standing, semi-insulating (SI) GaN substrates. The substrates were grown by HVPE and were doped with iron at a nominal concentration of  $10^{18} \text{ cm}^{-3}$ . Contactless resistance measurements on similar wafers indicate a bulk resistivity in excess of  $10^9 \Omega \text{ cm}$ . All sample growths were performed on the Ga-polar, c-plane surfaces of the free-standing wafers. These surfaces were chemical–mechanically polished. Prior to loading into the ultra-high vacuum (UHV) MBE system the substrates were degassed with organic solvents and etched with acid and base solutions.

Each of the heterostructures consisted of a 250-Å  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  barrier ( $x = 0.28$ ), an unintentionally-doped GaN buffer, and a  $10^{19} \text{ cm}^{-3}$  beryllium-doped GaN layer as described in Table 1.

\* Corresponding author. Tel.: +1 202 4044618; fax: +1 202 7670455.

E-mail address: [david.storm@nrl.navy.mil](mailto:david.storm@nrl.navy.mil) (D.F. Storm).

Report Documentation Page			Form Approved OMB No. 0704-0188		
Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.					
1. REPORT DATE <b>2010</b>	2. REPORT TYPE		3. DATES COVERED <b>00-00-2010 to 00-00-2010</b>		
4. TITLE AND SUBTITLE <b>Proximity effects of beryllium-doped GaN buffer layers on the electronic properties of epitaxial AlGaIn/GaN heterostructures</b>			5a. CONTRACT NUMBER		
			5b. GRANT NUMBER		
			5c. PROGRAM ELEMENT NUMBER		
6. AUTHOR(S)			5d. PROJECT NUMBER		
			5e. TASK NUMBER		
			5f. WORK UNIT NUMBER		
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) <b>Electronics Science &amp; Technology Division,Naval Research Laboratory,4555 Overlook Avenue SW,,Washington,DC,20375</b>			8. PERFORMING ORGANIZATION REPORT NUMBER		
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)			10. SPONSOR/MONITOR'S ACRONYM(S)		
			11. SPONSOR/MONITOR'S REPORT NUMBER(S)		
12. DISTRIBUTION/AVAILABILITY STATEMENT <b>Approved for public release; distribution unlimited</b>					
13. SUPPLEMENTARY NOTES					
14. ABSTRACT <b>AlGaIn/GaN/Be:GaN heterostructures have been grown by rf-plasma molecular beam epitaxy on freestanding semi-insulating GaN substrates, employing unintentionally-doped (UID) GaN buffer layers with thicknesses, dUID, varying between 50 nm and 500 nm. We have found that the heterostructures with UID buffers thicker than 200 nm exhibit much improved Hall properties and inter-device isolation current compared to heterostructures with dUID &lt; 200 nm. The output conductance of devices fabricated on these heterostructures increases as dUID decreases below 200 nm, and devices with gate lengths of 240 nm and 1 lmexhibited no significant difference in output conductance. Evidence of buffer trapping is observed in devices for which dUID 6 100 nm. The observed effects are tentatively explained by the presence of parallel conduction paths in samples with non-optimized UID buffer thickness.</b>					
15. SUBJECT TERMS					
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT <b>Same as Report (SAR)</b>	18. NUMBER OF PAGES <b>4</b>	19a. NAME OF RESPONSIBLE PERSON
a. REPORT <b>unclassified</b>	b. ABSTRACT <b>unclassified</b>	c. THIS PAGE <b>unclassified</b>			

Samples A–D were each grown with a 1- $\mu\text{m}$ -thick Be-doped GaN buffer layer thickness,  $d_{\text{Be}}$ , and a variable UID layer thickness,  $d_{\text{UID}}$ , and therefore variable overall thickness. Samples E–G were grown with variable  $d_{\text{UID}}$  but a constant overall heterostructure thickness of 1.5  $\mu\text{m}$  (exclusive of the 250-Å AlGaIn barrier). The final Sample (“G”) was grown with a 450-nm “sub-buffer” between the HVPE GaN substrate and the 1- $\mu\text{m}$  Be-doped layer in order to determine what effect, if any, was caused by displacing the doped layer away from the substrate. All epitaxial layer growths proceeded at elemental (Al, Ga, N) fluxes and at a substrate temperature (650 °C) which have yielded samples with consistently excellent structural and electrical properties [8,9]. The nominal beryllium concentration in all doped layers is  $10^{19} \text{ cm}^{-3}$ . We have previously demonstrated that beryllium concentrations up to  $3 \times 10^{19}$  do not degrade the crystal quality of homoepitaxial GaN layers [16]. The GaN growth rate was measured on similar samples to be  $\sim 1 \text{ Å/s}$ . Further details of substrate preparation and epitaxial growth can be found elsewhere [8,9].

Process control monitors, including circular transmission line measurement (CTLM), Hall/van der Pauw, and inter-device isolation test patterns, were fabricated using conventional contact lithography and liftoff. Ohmic contacts were formed using a Ti/Al/Ni/Au metal stack annealed at 900 °C for 30 s. Mesa isolation was accomplished using a 500-Å  $\text{BCl}_3/\text{Cl}_2/\text{Ar}$  inductively coupled plasma (ICP) dry etch. On Samples A–D and F, gates were defined by e-beam lithography on devices with source-drain spacing,  $L_{\text{DS}}$ , of 3  $\mu\text{m}$  and 5  $\mu\text{m}$ . The gate lengths,  $L_{\text{G}}$ , were subsequently measured by scanning electron microscopy; Samples A–C and F had  $L_{\text{G}}$  between 220 nm and 240 nm, while Sample D had  $L_{\text{G}} = 400 \text{ nm}$ , as shown in Table 1. On the remaining two Samples, E and G, gates with  $L_{\text{G}} = 1 \mu\text{m}$  were defined by contact lithography and liftoff on devices with nominal  $L_{\text{DS}} = 5 \mu\text{m}$ . The gate widths of all devices were 150  $\mu\text{m}$ .

### 3. Results and discussion

Sheet resistance,  $R_{\text{sh}}$ , Hall mobility,  $\mu$ , and sheet density,  $n_{\text{sh}}$ , were measured on each sample.  $R_{\text{sh}}$  measured by CTLM was consistent with the Hall sheet resistance measurements. Hall mobility,  $\mu$ , increased monotonically from  $\sim 1350 \text{ cm}^2/\text{Vs}$  to  $\sim 1660 \text{ cm}^2/\text{Vs}$  as  $d_{\text{UID}}$  increased from 50 nm to 500 nm, with a sharp increase in  $\mu$  occurring for  $d_{\text{UID}} < 200 \text{ nm}$  (Fig. 1). The Hall sheet density,  $n_{\text{sh}}$ , varied between  $0.9$  and  $1.0 \times 10^{13} \text{ cm}^{-2}$ . For  $d_{\text{UID}} < 200 \text{ nm}$   $n_{\text{sh}}$  tended to increase as the UID layer thickness increased, and appeared to saturate at greater thicknesses within experimental errors, as shown in Fig. 2. We believe that the trend toward lower sheet density with thinner  $d_{\text{UID}}$  is a result of partial depletion of the 2DEG by the Be-doped layer. The mechanism governing the dependence of mobility on  $d_{\text{UID}}$  is still under investigation, though we believe the observed behavior is inconsistent with remote ionized impurity scattering from the doped layer. Further, SIMS analysis of similar samples indicates that the Be concentration diminishes




Fig. 1. Hall mobility versus UID GaN buffer thickness. Symbols indicate average measurements and error bars indicate the magnitude of the standard deviations on each sample.




Fig. 2. 2DEG sheet density versus UID GaN buffer thickness. Symbols indicate average measurements and error bars indicate the magnitude of the standard deviations on each sample.


between the doped and UID layer more rapidly than one decade per 25 nm, suggesting that impurity scattering from Be atoms which have diffused to the 2DEG is also unlikely.

We observed significant differences between drain characteristic curves of the various samples. Two representative sets of curves from Samples A and C are shown in Fig. 3, denoted by closed and open symbols, respectively. The lower drain current densities of Sample A compared to that of Sample C at identical bias conditions are expected on the basis of higher sheet resistances observed at thinner  $d_{\text{UID}}$ . The visibly larger output conductance of Sample A is a common feature of devices on this sample. We have determined the output conductance of all devices as  $g_{\text{D}} = (dI_{\text{D}}/dV_{\text{DS}})$  at  $V_{\text{GS}} = -3 \text{ V}$ ,  $V_{\text{DS}} = 10 \text{ V}$  and the results are shown in Fig. 4. One can see a significant increase in  $g_{\text{D}}$  as  $d_{\text{UID}}$  decreases below 200 nm. In contrast, the output conductance of devices with buffer


Table 1

Sample ID, thicknesses of the unintentionally-doped GaN buffer ( $d_{\text{UID}}$ ), Be-doped GaN isolation layer ( $d_{\text{Be}}$ ), and unintentionally-doped sub-buffer ( $d_{\text{SB}}$ ). Gate lengths of devices on these samples are indicated in the final column.

Sample ID	$d_{\text{UID}}$ (nm)	$d_{\text{Be}}$ (nm)	$d_{\text{SB}}$ (nm)	$L_{\text{G}}$ (nm)
A	50	1000	0	240
B	100	1000	0	220
C	200	1000	0	230
D	500	1000	0	400
E	50	1450	0	1000
F	100	1400	0	230
G	50	1000	450	1000




**Fig. 3.** Representative drain characteristics of HEMTs on Sample A (closed symbols,  $d_{\text{UID}} = 50$  nm) and Sample C (open symbols,  $d_{\text{UID}} = 200$  nm). The initial gate – source potential was 0 V and the step was  $-1$  V. Note the larger output conductance visible in the drain curves of Sample A.



**Fig. 4.** Output conductance versus UID GaN buffer thickness. Output conductance was determined from the drain characteristic curves and evaluated at  $V_{\text{GS}} = -3$  V and  $V_{\text{DS}} = 10$  V. Closed (open) symbols denote measurements on devices with gate length  $L_{\text{G}} = 220$ – $400$  nm ( $1 \mu\text{m}$ ).

thickness  $d_{\text{UID}}$  larger than 200 nm either vanishes or is insignificant as compared to self-heating effects, which can lead to apparently negative output conductance. On a given sample we do not observe any difference in output conductance between devices with  $L_{\text{DS}} = 3 \mu\text{m}$  compared with those with  $L_{\text{DS}} = 5 \mu\text{m}$ . In addition we do not observe a significant difference in the output conductance of Samples E and G, for which  $L_{\text{G}} = 1 \mu\text{m}$ , compared to Sample A, which has the same  $d_{\text{UID}}$  but shorter gate length ( $L_{\text{G}} = 240$  nm). The output conductance of each of these three samples is within the range of experimental uncertainty of the other two. This suggests that short channel effects associated with low  $L_{\text{G}}$ -to-barrier thickness ratios do not significantly contribute to the output conductance of devices on these samples [17]. We speculate that the observed output conductance arises from a parallel conducting path which passes vertically through the depleted UID buffer and



**Fig. 5.** Inter-device isolation current versus  $d_{\text{UID}}$ . Isolation currents were measured at 5 V bias across concentric ohmic contacts separated by a  $16\text{-}\mu\text{m}$  annulus in which the 2DEG had been removed. The diameter of the inner contact was  $100 \mu\text{m}$ .

laterally along the Be-doped layer. As the UID buffer is made thinner its contribution to the total series resistance decreased, providing an increasingly significant leakage pathway, especially as the AlGaIn/GaN channel is depleted.

Likewise, inter-device isolation current measurements provide an indication of parallel conduction in the buffer layer underlying the 2DEG. We measured isolation currents at 1-V bias steps in the range from  $-100$  to  $+100$  V across concentric ohmic contacts separated by a  $16\text{-}\mu\text{m}$  wide annulus in which the 2DEG was removed by the  $500\text{-}\text{\AA}$  ICP mesa etch. The diameter of the inner electrode was  $100 \mu\text{m}$ . Further details of this measurement are given elsewhere [15,18]. All samples exhibited excellent isolation characteristics ( $<1 \mu\text{A}$  at 5 V bias). Nevertheless, we observed a trend toward increased leakage as  $d_{\text{UID}}$  decreased (Fig. 5), consistent with parallel conduction in the Be-doped layer. Further evidence for this interpretation comes from Sample A, which underwent a second  $500\text{-}\text{\AA}$  mesa etch. While the first mesa etch removed the  $250\text{-}\text{\AA}$  AlGaIn barrier and half of the  $50$  nm UID buffer, the second removed the rest of the UID buffer and the first  $25$  nm of the Be-doped layer. Isolation currents were measured after the first and second mesa etches, and the reduction in current after the second etch compared to the first was only 5–10%, indicating that at least 80% of the current passes vertically through the UID layer and into the Be-doped layer. Thus the observed decrease in isolation current with increasing UID buffer thickness argues that there is minimal lateral conduction in the UID GaN layer in these samples. However, we anticipate that significantly increasing  $d_{\text{UID}}$  beyond  $500$  nm would again lead to large leakage currents due to uncompensated carriers arising from the aforementioned background concentration of oxygen in the UID layer.

Gate lag measurements were performed on five of the seven samples in order to determine the effect of  $d_{\text{UID}}$  on dispersion. This measurement is very similar to that described by Binari et al. [19] and Edwards et al. [20] except for a load resistor placed in series with the device under test. The load resistance is chosen to permit  $V_{\text{DS}}$  to vary from a maximum of  $20$  V when the device is pinched off ( $V_{\text{GS}} = -8$  V) to the knee voltage when  $V_{\text{GS}} = 0$ , and it serves to limit the maximum instantaneous power dissipated in the device to  $\sim 25\%$  of what it would otherwise be. The gate pulse duration is  $500$  ns. Gate lag ratios on unpassivated devices varied monotonically from  $0.07$  for  $d_{\text{UID}} = 50$  nm to  $0.5$  for  $d_{\text{UID}} = 500$  nm. Following the deposition of a  $1000\text{-}\text{\AA}$   $\text{SiN}_x$  passivation layer the gate lag still

increased monotonically, from 0.44 to 0.84, as  $d_{\text{UID}}$  increased from 50 nm to 200 nm. Typical post-passivation gate lag ratios of HEMTs with  $d_{\text{UID}} = 500$  nm are  $\sim 0.9$ . Since  $\text{SiN}_x$  effectively passivates surface traps, these results suggest that trapping effects in these heterostructures are predominantly associated with surface traps when  $d_{\text{UID}} \geq 200$  nm whereas both surface and buffer trapping contribute to dispersion when  $d_{\text{UID}} < 200$ . The power output characteristics of these devices were measured at a frequency of 4 GHz. The power output density increased monotonically over the range of UID layer thicknesses from 50 to 200 nm, consistent with the gate lag results. Thus we conclude that the optimal range of UID buffer thicknesses is between 200 nm and 500 nm.

#### 4. Conclusion

In conclusion, we have grown seven AlGaIn/GaN heterostructures by rf-plasma MBE on free-standing, HVPE-grown GaN substrates. The thickness of the UID GaN buffer layer between the AlGaIn barrier and the Be-doped GaN layer was varied from 50 nm to 500 nm. Process control monitors, including Hall and inter-device isolation patterns, and HEMTs were defined on all samples using standard lithography. Hall mobility and sheet density decreased, and Hall sheet resistance increased, as the thickness of the UID GaN buffer decreased. The improvement of Hall properties with increasing buffer thickness was greatest for  $d_{\text{UID}} < 200$  nm, and only minor improvements were observed when  $d_{\text{UID}}$  increased further to 500 nm. Likewise, as  $d_{\text{UID}}$  decreased below 200 nm, output conductance increased significantly. We observed no evidence to indicate that output conductance in these devices depended on gate length, indicating short channel effects did not significantly contribute to the output conductance. We tentatively attribute this increase in output conductance with diminishing  $d_{\text{UID}}$  to the reduction of the series resistance vertically through the depleted UID GaN buffer to a more conductive Be-doped layer. This interpretation is supported by inter-device isolation current measurements, which also exhibit an increase in leakage current as  $d_{\text{UID}}$  diminishes. Gate lag measurements after  $\text{SiN}_x$  passivation suggest that the microwave performance of devices with  $d_{\text{UID}} < 200$  nm are limited by buffer traps. On the basis of this investigation we conclude that an optimized buffer needs to include

Be-doped GaN isolation layers in MBE-grown AlGaIn/GaN HEMTs and must be separated from the 2DEG by 200 nm to 500 nm.

#### Acknowledgments

The authors gratefully acknowledge the assistance of Neil Green for device processing. The work at NRL was supported by the Office of Naval Research.

#### References

- [1] Wu Y-F, Saxler A, Moore M, Smith RP, Sheppard S, Chavarkar PM, et al. IEEE Electron Dev Lett 2004;25:117.
- [2] Pei Y, Poblentz C, Corrion AL, Chu R, Shen L, Speck JS, et al. Electron Lett 2008;44:598.
- [3] Johnson JW, Piner EL, Vescan A, Therrien R, Rajagopal P, Roberts JC, et al. IEEE Electron Dev Lett 2004;25:459.
- [4] Chu KK, Chao PC, Pizzella MT, Actis R, Meharry DE, Nichols KB, et al. IEEE Electron Dev Lett 2004;25:596.
- [5] Storm DF, Roussos JA, Katzer DS, Mittereder JA, Bass R, Binari SC, et al. Electron Lett 2006;42:663.
- [6] Storm DF, Katzer DS, Mittereder JA, Binari SC, Shanabrook BV, Xu X, et al. J Cryst Growth 2005;281:32.
- [7] Murthy M, Freitas JA, Kim J, Glaser ER, Storm DF. J Cryst Growth 2007;305:393.
- [8] Storm DF, Katzer DS, Roussos JA, Mittereder JA, Bass R, Binari SC, et al. J Cryst Growth 2007;301–302:429.
- [9] Storm DF, Katzer DS, Roussos JA, Mittereder JA, Bass R, Binari SC, et al. J Cryst Growth 2007;305:340.
- [10] Haffouz S, Tang H, Bardwell JA, Hsu EM, Webb JB, Rolfe S. Solid State Electron 2005;49:802.
- [11] Poblentz C, Waltereit P, Rajan S, Heikman S, Mishra UK, Speck JS. J Vac Sci Technol B 2004;22:1145.
- [12] Cordier Y, Azize M, Baron N, Chenot S, Tottiereau O, Massies J. J Cryst Growth 2007;309:1.
- [13] Corrion A, Wu F, Mates T, Gallinat CS, Poblentz C, Speck JS. J Cryst Growth 2006;289:587.
- [14] Polyakov AY, Smirnov NB, Govorkov AV, Markov AV, Yugova TG, Petrova EA, et al. J Electrochem Soc 2007;154:H749.
- [15] Storm DF, Katzer DS, Binari SC, Glaser ER, Shanabrook BV, Roussos JA. Appl Phys Lett 2002;81:3819.
- [16] Storm DF, Katzer DS, Mittereder JA, Binari SC, Shanabrook BV, et al. J Vac Sci Technol B 2005;23:1190.
- [17] Jessen GH, Fitch RC, Gillespie JK, Via G, Crespo A, Langley D, et al. IEEE Trans Electron Dev 2007;54:2589.
- [18] Katzer DS, Storm DF, Binari SC, Roussos JA, Shanabrook BV, Glaser ER. J Cryst Growth 2003;251:481.
- [19] Binari SC, Klein PB, Kazior TE. IEEE Trans Electron Dev 2001;48:465.
- [20] Edwards AP, Mittereder JA, Binari SC, Katzer DS, Storm DF, Roussos JA. IEEE Electron Dev Lett 2005;26:225.